Back
Career level:
Experience
year
Job Sub Category
Job Family:
Region
Education Level:
Description
Summary
Key Skills
Professional Experience
Education
Key Skills
Verilog
SystemVerilog
ASIC Design
Timing Analysis
Low‑Power Design
Physical Design
EDA Tools
Target Job Titles
VLSI Engineer
ASIC Design Engineer
Senior VLSI Engineer
Lead VLSI Engineer
RTL Design Engineer
Physical Design Engineer
Chip Design Engineer
Digital Design Engineer
Hardware Engineer
Tags
VLSI
ASIC
RTL
Verilog
SystemVerilog
Timing Closure
Low Power
Cadence
Synopsys
Senior Engineer
United States
